Abstract-We present the characteristics of uniformly doped silicon Esaki tunnel diodes grown by low temperature molecular beam epitaxy ( = 275 C) using in situ boron and phosphorus doping. The effects of ex situ thermal annealing are presented for temperatures between 640 and 800 C. A maximum peak to valley current ratio (PVCR) of 1.47 was obtained at the optimum annealing temperature of 680 C for 1 min. Peak and valley (excess) currents decreased more than two orders of magnitude as annealing temperatures and times were increased with rates empirically determined to have thermal activation energies of 2.2 and 2.4 eV respectively. The decrease in current density is attributed to widening of the tunneling barrier due to the diffusion of phosphorus and boron. A peak current density of 47 kA/cm 2 (PVCR = 1 3) was achieved and is the highest reported current density for a Si-based Esaki diode (grown by either epitaxy or by alloying). The temperature dependence of the current voltage characteristics of a Si Esaki diode in the range from 4.2 to 325 K indicated that both the peak current and the excess current are dominated by quantum mechanical tunneling rather than by recombination. The temperature dependence of the peak and valley currents is due to the band gap dependence of the tunneling probability.
I. INTRODUCTION
T O ADDRESS issues of future device scaling and its limitations, researchers are focusing attention on new quantum devices, suitable for integration into silicon CMOS technology, with increased functionality, packing density and speed [1] - [5] . The negative differential resistance (NDR), bi-stability and high switching speeds associated with the quantum mechanical tunneling of electrons in devices including the Esaki tunnel diode, the resonant tunneling diode (RTD), and the resonant interband tunneling diode (RITD) may be exploitable for future logic, memory and oscillator circuits in computing and wireless communications applications.
Commercially available Si and Ge Esaki tunnel diodes are formed by alloying, a method incompatible with CMOS processing [5] . Few reports on a CMOS-compatible tunnel diode exist in the literature, such as Si and SiGe RITDs grown by molecular beam epitaxy (MBE) [6] , [7] , as well as p -i-n diodes grown by MBE [8] and p -i-n diodes combined with delta doping planes [9] . These diodes were grown at relatively low temperatures ranging from 325 to 370 C. Two important figures of merits of tunnel diodes are the peak to valley current ratio (PVCR) and the peak current density. The highest PVCR for any epitaxially grown CMOS compatible tunnel diode is 4.2 (a Si/Si Ge heterostructure Esaki with delta doping planes), while for an all Si diode it is 2.7 [9] . The addition of Ge to the intrinsic spacer was shown to increase the peak tunneling current as a result of lowering the tunneling barrier. The highest previously reported peak current density for a Si based tunnel diode was 22 kA/cm for a Si/Si Ge RITD grown at 370 C [7] . For an all Si RITD of equivalent structure and growth conditions, the peak current density was approximately one order of magnitude less [7] . A high current density is important for high speed switching applications where fast charging is necessary.
An obstacle to achieving heavily doped n /p epitaxial layers by any technique is the low solid solubility of many electrical impurities (dopants) commonly used for Si. During heavy doping of MBE films, a profound effect is the thermally activated surface accumulation of impurities occurring at conventional Si growth temperatures, resulting in low dopant incorporation and spreading of the dopant profile [10] , [11] . Gossman et al. reported on a low temperature MBE (LTMBE) 0018 -9383/00$10.00 © 2000 IEEE ( 300 C) technique which results in crystalline Si layers with 100% electrical activation of Sb and B up to cm and cm , respectively, for layers grown below a critical thickness, [12] , [13] . There are disadvantages, however, associated with low temperature growth. Jorke et al. observed a significant increase in bulk recombination currents due to mid-gap states for Si diodes grown at 325 C compared to diodes grown at 500 C [8] . Several authors have reported high concentrations of point defects [14] or microvoids [15] , which were detected using positron annihilation spectroscopy. For example, Gossman et al. [14] found a density of vacancy-like defects of cm for epitaxial Si films grown at 220 C, while similar layers grown at 475 C had a defect density of approximately three orders of magnitude less. However, these authors found that rapid thermal anneals (RTA) above 500 C for 2 min reduced the defect density of the layers grown at 220 C to below cm , which is the sensitivity of the positron measurement.
In this paper, we present the properties of uniformly doped Si p -i-n Esaki type diodes grown by LTMBE at 275 C. We demonstrated a peak current density of 47 kA/cm in a Si-only tunnel diode, which exceeds any previously reported Si based NDR device fabricated by epitaxy or alloying. We attribute our high current densities to the low growth temperature with high dopant incorporation. The PVCR of the diodes grown using this technique were slightly lower than reported in [8] , [9] , possibly a result of defects associated with the extremely high doping concentrations in our diodes. We quantitatively discuss the influence of post-growth annealing on the current-voltage (I-V) characteristics in the temperature range from 640-800 C. The tunneling currents at constant biases were shown to decrease upon annealing with a rate characterized by thermal activation energies between 2.2-2.4 eV. I-V measurements taken between 4.2-325K revealed that the current is dominated by quantum mechanical tunneling for all applied voltage biases studied in this investigation.
II. EXPERIMENTAL
Uniformly doped Si Esaki diodes were grown by LTMBE in an EPI-620 MBE system. Si was evaporated from an electron gun at a rate of 0.5 nm/minute. P-type (boron) and n-type (phosphorus) dopants were evaporated from an elemental B source and a gettered compound GaP source [16] , respectively. A 10-nm intrinsic Si spacer ( nominally undoped) was grown between the n and p regions. The substrate temperature during growth was 275 C, previously calibrated by observing the Au and Al eutetic reactions on a silicon substrate. A 15 nm p -type Si buffer ( cm ) layer was grown on an 0.01 -cm p-type (001) substrate, followed by the active regions: a 15 nm p -type Si layer, followed by a 10-nm i-layer, and finally the 30 nm n -type Si layer. Secondary ion mass spectrometry (SIMS) revealed peak P concentrations of cm and B concentrations of cm in the active regions of the diode. The i-layer thickness was calculated from the Si growth rate and does not take into account the possibility of bulk or surface dopant segregation. Fig. 1 . SIMS profile of B and P dopants for the high current density Si p -i-n Esaki diode prior to ex situ annealing. The inset displays the calculated band diagram where E is the quasi-Fermi level, E is the conduction bandedge and E is the valence bandedge.
The samples were annealed ex situ in an H /N (15%/85%) ambient using a Heatpulse rapid thermal annealing (RTA) furnace. Mesa diodes 15 m in diameter were formed using standard photolithography and aluminum metallization, followed by junction isolation by etching in a CF /O plasma. Room temperature electrical characteristics were measured using a HP4156B semiconductor parameter analyzer.
Samples for low temperature measurements were fabricated using a m square mesa with Ti/Au metallization. Bond pads were formed on top of a polyimide-insulating layer and were subsequently wire bonded into a package compatible with the cryostat. The cryogenic chamber was a Janis Research Inc., model number 14-CNDT Cryostat, and the temperature was controlled using a GaAs temperature sensor (1.4-330K) and a feedback controlled resistive heating element. Fig. 1 displays the SIMS dopant profile for the Esaki diode prior to ex situ annealings. The SIMS profile reveals some deviation from the step type dopant profile expected from the growth conditions. It is possible, however, that this concentration spreading is an artifact of the SIMS measurement, since SIMS is known to suffer from knock-on and other effects which limit its depth resolution. Considering this uncertainty, it is difficult to exactly quantify the affects of dopant segregation, which may have occurred during growth. The inset of Fig. 1 displays the simulated band diagram near the junction under 0.1 V bias. The band diagram was calculated by self-consistently solving the effective-mass Schrödinger equation and Poisson equation for the charge profile taken from Fig. 1 (it was assumed that the dopants were completely activated), but does not consider effects such as band-tailing or states within the bandgap. As can be seen from the positions of the quasi-Fermi levels relative to their respective band-edges, the doped layers are highly degenerate with a tunneling barrier width of approximately 4-5 nm. Fig. 2 displays the room temperature current density versus applied voltage characteristics (J-V) of the Si Esaki diode discussed above, after selected ex situ RTA anneals. The left-hand graph shows the J-V characteristics of the diode after 60 s isochronal RTA anneals. The right hand side shows the J-V characteristics after isothermal annealing at 775 C. Negative differential resistance is observed for the lower three annealing temperatures (Fig. 2, left) and for the shortest two anneal times (Fig. 2, right) . Due to the high current density, unannealed samples burned out before any NDR was observed, even under pulsed measurements. Table I lists the peak and valley current densities and their PVCR. Because of the high current the series resistance in the measurement setup (approximately 6 for unpackaged diodes) shifts the peak and valley currents to higher voltages. Analysis in the remainder of this section corrects the J-V data by removing this IR drop.
III. RESULTS AND DISCUSSIONS

A. Current-Voltage versus Annealing
The diode currents in Fig. 2 are several orders of magnitude higher than expected from normal diode diffusion current. Jorke observed large deviations from ideal diode current in MBE grown p -i-n Si diodes in the same bias range, for i-layer thicknesses of 40 nm and less [8] . They observed negative differential resistance for i-layers of 10 nm and 5 nm. These observations are consistent with earlier studies of alloyed junction Si Esaki diodes [17] - [19] , where the current transport below the onset of NDR was shown to be due to phonon assisted tunneling transitions from conduction to valence band states (the band to band tunnel current). The current at, and beyond, the valley voltage, referred to as the excess current, was shown to be due to tunneling through defect levels in the forbidden energy gap up to a voltage where the thermal (i.e., diffusion or recombination) current begins to dominate. Both the band-to-band tunnel current and the excess current are proportional to an effective density of states and the probability for a tunneling transition to occur. The effective density of states for band-to-band tunneling can be expressed as an overlap integral between the density of states in the valence and conduction band multiplied by the occupational probabilities at a given energy [20] . Studies of the effects of high energy electron bombardment on the excess current on Si and Ge Esaki diodes revealed that the excess current increased proportionally to the electron dose [19] . The bombarding electron energy introduced defect energy levels within the material bandgap. Thus, the magnitude of the excess current was proportional to the density of defect states within the gap. The tunneling probability for both the band to band at constant bias and excess tunneling currents are exponentially dependent on effective mass, the barrier height and width, and field strength [20] , [21] . Expressions for the band to band tunneling current ( ) and the excess tunneling current ( ) are, respectively, as follows:
The density of defect states is given by , is a material constant, e is the elementary charge, is the effective carrier concentration, is the band gap, and are the quasifermi levels in the conduction and valence bands in volts, and is the externally applied bias voltage across the junction. Equation (1) is a simplified expression for the band to band tunneling current using the abrupt junction approximation and assuming the junction potential is approximately equal to the bandgap voltage [21]. The parameters and (tunneling effective mass) are constants and represents the density of states overlap integral at a given bias ( is bias dependent).
For the abrupt junction approximation, the zero bias depletion width (W ) is inversely proportional to the square root of the effective carrier concentration , defined by (3) where and are the electron and hole concentrations on either side of the junction. Because is proportional to the depletion width, it is referred to as the junction width parameter. The band to band tunnel current and the peak current depend exponentially on [18] . This is a consequence of the exponential dependence of the tunneling probability on the width of the tunneling barrier, i.e., the depletion region.
We determined the effective values of versus annealing temperature for our high current density p -i-n Si tunnel diodes by extrapolating the straight-line fit of versus in [18, Fig. 2 ] to our values (corrected for series resistance). The bias of 25 mV is chosen to be consistent with Logan's data [18] , and because at this bias the current transport is expected to be solely due to tunneling between conduction to valence band states; the contribution from the excess or defect current becomes significant only at higher biases. From the results in Table I we note that the effective value of decreases as a function of anneal temperature. (4) with a thermally activated rate (5) where and are constants, and and are the annealing times and temperatures, respectively.
Fitting the data in Fig. 3 to equations (4) and (5) (solid lines) gives values for the activation energy eV for the current at 350 mV, and eV for the current at 25 mV. As discussed previously, the current at 25 mV bias is assumed to be dominated by band-to-band tunneling. We assume also that at 350 mV the excess current is due to tunneling through defect levels as in [19] . The latter assumption is further validated in the following section where the current at a constant bias of 325 mV was shown by its temperature dependence to be a tunneling current. From the extracted activation energies and their uncertainties, it is apparent that both tunneling currents (band to band and defect related tunneling current) have nearly the same dependence on thermal annealing. This explains why the PVCR only varies by a factor of 1.5, while the absolute magnitudes of peak and valley currents vary by more than two orders of magnitude over the range of annealing temperatures. We note from (1) and (2) that the one common variable for both the band-to-band current and the excess current is the exponential dependence on the tunnel barrier width [via in equations (1) and (2)]. As discussed in more detail below, we conclude that for the annealing conditions used in this study, the change in magnitudes of the peak and valley currents are due to broadening of the tunnel barrier which occurs for anneals above 640 C.
Duschl et al. has recently reported on the dependence of the peak and valley current on one minute anneals in the temperature range from 550 to 750 C for heterostructure/delta doped Si/Si Ge p -i-n tunnel diodes [9] . These authors observed two trends in the post annealing J-V characteristics, where we distinguish between the low temperature ( 680 C) and high temperature ( 680 C) behavior. As the annealing temperature was increased from 550 to 680 C, the peak current of the Si/Si Ge tunnel diode remained essentially constant, while the valley current decreased. In this temperature region, the PVCR increased from approximately 1 to the maximum value of 4.2 for a 680 C anneal. These authors attributed this behavior to the annealing of electrical active point defects, which were formed during low temperature growth. A reduction in the number of these defects will decrease the density of defect states [ in (2) ]. Justification of their conclusion may be found in [14] where the density of vacancy-like defects in Si epitaxial layers grown by LTMBE was reduced by three orders of magnitude after annealing above 500 C [14] . However, no activation energy was reported for either study. Previous authors have correlated the annealing dependence of excess currents in alloyed junction Si Esaki diodes with a decrease in point defects. Logan et al. [23] examined the effect of electron induced damage to the lattice on the excess current and the effects of post-bombardment annealing. Annealing at temperatures from 300-400 C reduced the excess current to its pre-bombardment magnitude at a rate characterized by an activation energy of 1.3 eV. The increase/decrease in excess current was attributed to the creation/annihilation of defect states within the bandgap [i.e., an increase/decrease of in equation (2)]. During these electron irradiation/annealing experiments, the peak current remained nearly constant, [18] . THE DIODE ANNEALED AT 800 C DID NOT EXHIBIT NEGATIVE DIFFERENTIAL RESISTANCE Fig. 3 . Natural logarithm of current density versus the inverse of the annealing temperature (T ) at constant biases and for 60 s anneals, where k is the Boltzmann factor. The open triangles represent the current at 350 mV, while the filled triangles represents the current at 25 mV after series resistance corrections. The data was fit to equations (4) and (5), giving an activation energy of 2.24 eV 60:42 eV and 2:39 60:36 eV. The inset to Fig. 2 shows the decrease in current as a function of isothermal annealing time.
indicating that the width of the tunnel barrier was essentially unaffected during irradiation/bombardment.
For annealing temperatures of 680 C and above (the high temperature region), Duschl et al. found that the peak and valley currents decreased at the same rates and more rapidly than for the low temperature anneals [9] . They attributed the decrease to a broadening of the depletion zone due to smearing of both the and delta doping spikes, which was confirmed by SIMS. The high current density Si Esaki diodes that we investigated in this article were annealed under conditions similar to the high temperature anneal region in [9] . From the nearly equivalent thermal dependencies of the band-to-band and the excess currents, we concluded that the dominant mechanism occurring during ex situ annealing was the broadening of the tunnel barrier width, which is consistent with Duschl's conclusions for their and doped tunnel diodes. For our uniformly doped p -i-n Si Esaki diodes, we expect that the broadening of the tunneling barrier is due to dopant diffusion from the heavily doped p and n layers into the intrinsic spacer layer. Using the abrupt junction approximation, we calculated the relative changes in the tunnel barrier width in terms of the extrapolated n* values listed in Table I . We then approximated a characteristic redistribution length of and into the intrinsic spacer using the diffusion data for and given in [24] and the solution of the diffusion equation for a pair of semi-infinite solids [25] . For all annealing conditions, the change in the tunnel barrier width determined from the extrapolated values were in reasonably good agreement with those values calculated for the characteristic redistribution length of the and dopants. Based on the decrease in the 25 mV tunneling current from the value at 640 C to that after 1 min annealing at 680 C (800 C), the values of in Table I correlated to an increase of 2 Å (25 Å) in barrier width respectively. Calculations for the relative redistribution lengths for both and summed together are~2 Å (20 Å) for one minute anneals at 680 C (800 C).
The origin of the activation energy empirically determined from Fig. 3 , may now be correlated with the diffusion of dopants from the n and p active regions into the intrinsic spacer layer. From the preceding paragraph, the dependence of the depletion width on the annealing conditions may be given by (6) where initial depletion width before annealing; anneal time; thermally activated diffusion coefficient for dopant redistribution; ( constant and effective activation energy for dopant diffusion); characteristic re-distribution length; constant of order unity. Since tunneling current is exponentially dependent on the width of the tunneling barrier, we derive an expression for the temperature dependence of the tunneling barrier from equation (6) as follows: (7) where is a constant. Comparing (7) to (4) and (5) to determine the empirical activation energies for the rate of decay of the tunneling current, we see that our empirical activation energy corresponds to a value of eV. For high impurity concentrations, the diffusivity of a dopant in Si is most accurately described by a sum of the various impurity-vacancy interaction components, each with its own activation energy and concentration dependent pre-factors [26] . For most group III and IV elements in Si, these activation energies are between 3.5 and 4.5 eV. We note that the activation energy given in [26] , which is close to our empirically determined value of 4.5 eV, is for the diffusion of via a doubly ionized acceptor type vacancy with 4.37 eV. The optimal anneal temperature for high PVCR in our study, as well as that in reference [9] , is 680 C. This temperature should correspond to that where defect annealing is most rapid, however; it is still low enough to prevent dopant redistribution from increasing the barrier width; thus the peak current remains essentially constant. The use of dopants with lower diffusivities, such as Sb and As, may permit higher temperature stability of the peak current and possibly greater PVCR since their diffusion coefficients are lower than for and in Si [22] . A low bulk diffusivity will allow anneals at higher temperatures and times so that defect annealing is maximized (excess current reduced), yet the tunnel barrier will remain unchanged (peak current remains constant). Silicon RITD structures synthesized using Sb and B delta doping planes indicate that Sb does not diffuse for one minute anneals at 700 C, while the significantly redistributes itself [27] .
B. Current-Voltage Characteristics from 4.2 to 325 K
The previous section suggested that both the peak and the excess currents were due to quantum mechanical tunneling. These assumptions were consistent with previous studies of alloyed junction Si Esaki diodes. Since MBE is a nonequilibrium growth process, the impurities and other defects may exist in concentrations significantly higher than by equilibrium growth methods and consequently can lead to high excess current. To verify the tunneling nature of the low bias (band to band) and high bias (excess) currents, we measured their dependence on diode operating temperature. The I-V characteristics after annealing in forming gas 775 C (60 s) were measured as described in the experimental section. Fig. 4 shows the current voltage curves of the Si Esaki diode at measurement temperatures from 4.2 to 325 K. As the temperature increased, a variation of less than one order of magnitude in current was observed. A series resistance of 8 in this measurement setup accounts for the increase in peak voltage as the peak current is increased. A weak temperature dependence of the current is typical for tunneling, which is not thermally activated in contrast to the normal diode diffusion or recombination current. Fig. 5 plots the PVCR versus measurement temperature (left axis) and the ratios of the peak, valley and constant bias (325 mV) currents to their respective 4.2 K current magnitudes. It is evident that the peak and valley currents exhibit almost exactly the same temperature dependence up to about room temperature. The excess current at constant bias (325 mV-corrected for series resistance) likewise exhibits a weak temperature dependence.
The ratio of the peak tunneling current to its value at 4.2 K can be derived from (1) in the previous section K (8) using the optical bandgap data of reference [24] , illustrating that the temperature dependence of the tunneling current is due to the change in bandgap in the tunneling probability. We have fit the temperature dependence of the peak current ratios to the above equation using the optical bandgap temperature dependence data of [28] to obtain the solid line shown in Fig. 5 . A value of 5.1 eV is obtained for . The good fit between the experimental curves of (4.2 K) and equation (8) illustrate that the temperature dependence of the tunneling currents is due to the tunneling transition probability expression, where the change in bandgap ( ) is the only temperature dependent term.
The valley and the excess currents at a constant bias of 325 mV (corrected for series resistance) likewise follow an exponential dependence on Si bandgap up to around room temperature, implying the tunneling nature of the excess current. In Fig. 5 , the slight deviation of the normalized valley current and current at 325 mV from the calculated curve for the peak current may be explained by the fact that the factor in equation (8) actually depends on bias through the field strength at the junction. Thus, over the temperature and bias conditions we have studied, we rule out recombination currents inside the depletion region or at the surface as contributors to the excess currents because these currents exhibit strong thermal dependencies.
To observe the fine structure of the I-V characteristics, we have submerged the sample in liquid helium and evacuated the submersion chamber to achieve a measurement temperature of 1.7 K. An observable increase in the conductance at energies corresponding to certain phonon (or combination of phonons) energies is expected in an indirect material such as Si due to momentum conservation [17] . Fig. 6 shows the first and second derivatives of the I-V characteristics at biases from 200 mV to 300 mV. Three inflections are evident in the first derivative curve and become more pronounced in the second derivative curve where the phonon energy is approximately indicated by the maximum of the second derivative peak [17] . For the diode shown in Fig. 4 , these values occur at 66, 53 and 173 mV. A correction of 8 for the series resistance of the unpackaged diode give values of 17, 18 and 49 mV. These values are reasonably close to the values assigned by Chynoweth for the transverse acoustic (18.4 meV) and the transverse optical (57.6 meV) phonon branches and indicate that phononassisted tunneling is the dominant band-to-band tunneling mechanism for Si Esaki diodes grown by LTMBE.
IV. CONCLUSIONS
We have presented I-V results and the effects of post growth rapid thermal annealing on uniformly doped Si Esaki diodes grown by MBE. We have shown that all tunneling currents are reduced by annealing for one minute between 640 and 800 C. The decrease in tunneling currents is attributed to an increase of the tunnel barrier due to dopant redistribution. The rate of current decrease was empirically characterized by a an activation energy of between 2.2 and 2.4 eV, and we developed a simple model relating these values to the activation energy for dopant diffusion. An optimal annealing temperature of approximately 680 C for maximal PVCR in Si Esaki diodes doped with and appears to occur at the transition temperature where the mechanism dominating the I-V characteristics changes from defect annealing to dopant redistribution. An optimal annealing temperature is expected when comparing the activation energy for spreading of the tunnel barrier to the lower activation energy (1.3 eV) characterizing the annealing of point defects in Si Esaki diodes [23] . These conclusions suggest that higher PVCR may be obtainable by using dopants with lower diffusivities such as As and Sb, since higher temperatures may be used for point defect annealing (decreasing valley current), while maintaining the original doping profile (maintaining peak current).
Variable temperature I-V measurements were used to verify that both the peak current and excess currents were dominated by tunneling currents rather than thermally activated recombination or diffusion currents. Inflections in the diode conductance were observed at cyrogenic temperatures, consistent with phonon assisted tunneling in an indirect band gap semiconductor. The measured peak current density of 47 kA/cm is higher than that reported for any Si based tunnel diode grown by MBE or formed using the alloy process. His Ph.D. was on MBE growth kinetics of strained III-V compound semiconductors using RHEED, MBE selective area regrowth, and the application of these to monolithically integrated optoelectronics including guided-wave detectors/modulators and pin-MODFET photoreceivers.
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